O.P.Code:23CS0506

R23

H.T.No.

SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS)

B.Tech. II Year II Semester Supplementary Examinations December-2025

DIGITAL LOGIC AND COMPUTER ORGANIZATION

(Common to CAD & CSM)

		(Common to CAD & CSM)		-	
Tim	ıe:	3 Hours	Max. I	Iarks	: 70
		PART-A			
1	_	(Answer all the Questions 10 x 2 = 20 Marks	,		
1		What are the basic properties of Boolean algebra	CO1	L2	2M
		What is binary number system?	COI	L1	2M
		What is Flipflop and different types of Flipflop?	CO1	L1	2M
		List the types of Buses.	CO2	L2	2M
		What is the advantage of using Booth algorithm?	CO1	L5	2M
		What is floating point numbers?	CO3	L2	2M
	g	Define main memory and auxiliary memory	CO5	L5	2M
		Classify main memory and secondary memory.	CO5	L2	2M
		What is interrupt and classify?	C06	L1	2M
	j	What is the need of buses and classify the bus structure?	C06	L2	2M
		PART-B			
		(Answer all Five Units $5 \times 10 = 50$ Marks)			
		UNIT-I	20	H	
2	a	Convert the following into decimal into hexa decimal	. CO1	L2	5M
		i) (5386.34) 10 ii) (214.35)10			
15	b	Simplify the following Boolean expressions using K-map	CO1	L4	5M
		i) $F(x, y, z) = \sum m (2, 3, 4, 5)$ ii) $F(x, y, z) = \sum m (3, 4, 6, 7)$ .			
		OR			
3	а	Differentiate between floating point representation and	CO2	L2	5M
		fixed-point representation.			
	b	Design and implement the following Boolean function by	CO1	L6	5M
		8:1 Multiplexer. (A,B,C.D)= $\Sigma$ m(0,1,2,5,7,8,9,14,1.			
		UNIT-II			
4	а	Explain the working principle of SR and JK flip-flops	CO1	L2	5M
		Give the Structure of BUS Interface with various devices in	C06	L2	5M
		computer			
		OR			
5	a	Explain in detail about 3-bit ripple Up-counter using	CO1	L2	5M
		suitable diagram.	-		
	b	Explain briefly about the Von- Neumann Architecture of a	CO3	L2	5M
		computer.	000		0111
		UNIT-III			
6	2	Develop flow chart for the addition/subtraction of floating-	CO1	16	E 7/1
٠,	а	point number and illustrate with an example.	CO1	L6	5M
	ъ	What is Hardwired Control? Explain in detail with a neat	CO4	L3	E 71/1
	IJ	diagram.	CU4	1/3	5M
		augran.			

OR

7	а	Explain the fundamental concept in processor	CO3	L3	6M
		organization.			
	b	Explain the multiple bus organization.	CO3	L3	4M
		UNIT-IV			
8	а	Explain different types of ROM memories in detail.	CO5	L2	6M
	Ъ	Describe the secondary storage and explain with a neat	CO5	L1	4M
		block diagram.	25		
		OR			
9	a	Describe about memory hierarchy concept in detail?	CO5	L1 -	5M
	ъ	What is Virtual Memory? Discuss how address mapping	CO5	L3	5M
		using pages.			
		UNIT-V			
10	а	Explain how to access input and output devices in detail.	CO6	L2	5M
	ъ	Explain about input and output interface circuits.	C06	L3	5M
		OR			
11	a	Distinguish between Centralized arbitration and	C06	L2	5M
		Distributed arbitration.			
	b	Compare data, address and control buses.	C06	L2	5M
		*** END ***			